View 5962-8966901EA_5790341.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

functional block diagram level shift v+ 12 v 5 in 1 in 2 in 3 in 4 dis 13 16 9 8 1 4 gnd s1 d1 s2 d2 s3 d3 s4 d4 3 2 6 7 11 10 14 15 rev. a information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of analog devices. a quad spst jfet analog switch sw06 one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 617/329-4700 fax: 617/326-8703 features two normally open and two normally closed spst switches with disable switches can be easily configured as a dual spdt or a dpdt highly resistant to static discharge destruction higher resistance to radiation than analog switches designed with mos devices guaranteed r on matching: 10% max guaranteed switching speeds t on = 500 ns max t off = 400 ns max guaranteed break-before-make switching low on resistance: 80 v max low r on variation from analog input voltage: 5% low total harmonic distortion: 0.01% low leakage currents at high temperature t a = +125 8 c: 100 na max t a = +85 8 c: 30 na max digital inputs ttl/cmos compatible and independent of v+ improved specifications and pin compatible to lf-11333/13333 dual or single power supply operation available in die form general description the sw06 is a four channel single-pole, single-throw analog switch that employs both bipolar and ion-implanted fet devices. the sw06 fet switches use bipolar digital logic inputs which are more resistant to static electricity than cmos devices. ruggedness and reliability are inherent in the sw06 design and construction technology. increased reliability is complemented by excellent electrical specifications. potential error sources are reduced by minimizing on resistance and controlling leakage currents at high tem- peratures. the switching fet exhibits minimal r on variation over a 20 v analog signal range and with power supply voltage changes. operation from a single positive power supply voltage is possible. with v+ = 36 v, vC = 0 v, the analog signal range will extend from ground to +32 v. pnp logic inputs are ttl and cmos compatible to allow the sw06 to upgrade existing designs. the logic 0 and logic 1 input currents are at microampere levels reducing loading on cmos and ttl logic.
rev. a C2C sw06Cspecifications electrical characteristics sw06b sw06f sw06g parameter symbol conditions min typ max min typ max min typ max units on resistance r on v s = 0 v, i s = 1 ma 60 80 60 100 100 150 w v s = 10 v, i s = 1 ma 65 80 65 100 100 150 r on match between switches r on match v s = 0 v, i s = 100 m a 1 5 10 5 20 20 % analog voltage range v a i s = 1 ma 2 +10 +11 +10 +11 +10 +11 v i s = 1 ma 2 C10 C15 C10 C15 C10 C15 analog current range i a v s = 10 v 10 15 7 12 5 10 ma d r on vs. applied voltage d r on C10 v v s 10 v, i s = 1.0 ma 5 15 10 20 10 20 % source current in off condition i s(off) v s = 10 v, v d = C10 v 3 0.3 2.0 0.3 2.0 0.3 10 na drain current in off condition i d(off) v s = 10 v, v d = C10 v 3 0.3 2.0 0.3 2.0 0.3 10 na source current in i s(on)+ v s = v d = 10 v 3 0.3 2.0 0.3 2.0 0.3 10 na on condition i d(on) logical 1 input voltage v inh full temperature range 2, 4 2.0 2.0 2.0 v logical 0 input voltage v inl full temperature range 2, 4 0.8 0.8 0.8 v logical 1 input current i inh v in = 2.0 v to 15.0 v 5 55 10 m a logical 0 input i inl v in = 0.8 v 1.5 5.0 1.5 5.0 1.5 10.0 m a turn-on time t on see switching time 340 500 340 600 340 700 ns test circuit 4, 6 turn-off time t off see switching time 200 400 200 400 200 500 ns test circuit 4, 6 break-before-make time t on Ct off note 7 50 140 50 140 50 140 ns source capacitance c s(off) v s = 0 v 3 7.0 7.0 7.0 pf drain capacitance c d(off) v s = 0 v 3 5.5 5.5 5.5 pf channel on capacitance c d(on)+ v s = v d = 0 v 3 15 15 15 pf c s(on) off isolation i so(off) v s = 5 v rms, r l = 680 w ,58 58 58 db c l = 7 pf, f = 500 khz 3 crosstalk c t v s = 5 v rms, r l = 680 w ,70 70 70 db c l = 7 pf, f = 500 khz 3 positive supply current i+ all channels off, 5.0 6.0 5.0 9.0 6.0 9.0 ma dis = 0 3 negative supply current iC all channels off, 3.0 5.0 4.0 7.0 4.0 7.0 ma dis = 0 3 ground current i g all channels on or 3.0 4.0 3.0 4.0 3.0 5.0 ma off 3 (@ v+ = +15 v, vC = C15 v and t a = +25 8 c, unless otherwise noted)
sw06 rev. a C3C electrical characteristics sw06b sw06f sw06g parameter symbol conditions min typ max min typ max min typ max units temperature range t a operating C55 +125 C25 +85 0 70 c on resistance r on v s = 0 v, i s = 1.0 ma 75 110 75 125 75 175 w v s = 10 v, i s = 1.0 ma 80 110 80 125 80 175 d r on match between switches r on match v s = 0 v, i s = 100 m a 1 6 20 6 25 10 % analog voltage range v a i s = 1.0 ma 2 +10 +11 +10 +11 +10 +11 v i s = 1.0 ma 2 C10 C15 C10 C15 C10 C15 analog current range i a v s = 10 v 7 12 5 11 11 ma d r on with applied voltage d r on C10 v v s 10 v, i s = 1.0 ma 10 12 15 % source current in v s = 10 v, v d = C10 v off condition i s(off) t a = max operating temp 3, 9 60 30 60 na drain current in v s = 10 v, v d = C10 v off condition i d(off) t a = max operating temp 3, 9 60 30 60 na leakage current in i s(on)+ v s = v d = 10 v 100 30 60 na on condition i d(on) t a = max operating temp 3, 9 logical 1 input current i inh v in = 2.0 v to 15.0 v 5 10 10 15 m a logical 0 input current i inl v in = 0.8 v 4 10 4 10 5 15 m a turn-on time t on see switching time 440 900 500 900 1000 ns test circuit 4, 8 turn-off time t off see switching time 300 500 330 500 500 ns test circuit 4, 8 break-before-make time t on Ct off note 7 70 70 50 ns positive supply current i+ all channels off, 9.0 13.5 13.5 ma dis = 0 3 negative supply current iC all channels off, 7.5 10.5 10.5 ma dis = 0 3 ground current i g all channels on or 6.0 7.5 7.5 ma off 3 notes (@ v+ = +15 v, vC = C15 v, C55 8 c t a +125 8 c for sw06bq, C40 8 c t a +85 8 c for sw06fq and C40 8 c t a +85 8 c for sw06gp/gs, unless otherwise noted) 1 v s = 0 v, i s = 100 m a. specified as a percentage of r average where: r average = r on 1 + r on 2 + r on 3 + r on 4 4 . 2 guaranteed by r on and leakage tests. for normal operation maximum analog signal voltages should be restricted to less than (v+) C4 v. 3 switch being tested on or off as indicated, v inh = 2.0 v or v inl = 0.8 v, per logic truth table. 4 also applies to disable pin. 5 current tested at v in = 2.0 v. this is worst case condition. 6 sample tested. 7 switch is guaranteed by design to provide break-before-make operation. 8 guaranteed by design. 9 parameter tested only at t a = +125 c for military grade device. specifications subject to change without notice.
sw06 rev. a C4C wafer test limits sw06n sw06g parameter symbol conditions limit limit units on resistance r on C10 v v a 10 v, i s 1 ma 80 100 w max r on match between switches r on match v a = 0 v, i s 100 m a 15 20 % max d r on vs. v a d r on C10 v v a 10 v, i s 1 ma 10 20 % max positive supply current i+ note 1 6.0 9.0 ma max negative supply current iC note 1 5.0 7.0 ma max ground current i g note 1 4.0 4.0 ma max analog voltage range v a i s = 1 ma 10.0 10.0 v min logic 1 input voltage v inh note 2 2.0 2.0 v min logic 0 input voltage v inl note 2 0.8 0.8 v max logic 0 input current i inl 0 v v in 0.8 v 5.0 5.0 m a max logic 1 input current i inh 2.0 v v in 15 v 3 55 m a max analog current range i a v s = 10 mv 10 7 ma min note electrical tests are performed at wafer probe to the limits shown. due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing. typical electrical characteristics sw06n sw06g parameter symbol conditions typical typical units on resistance r on C10 v v a 10 v, i s 1 ma 60 60 w turn-on time t on 340 340 ns turn-off time t off 200 200 ns drain current in off condition i d(off) v s = 10 v, v d = C10 v 0.3 0.3 na off isolation i so(off) f = 500 khz, r l = 680 w 58 58 db crosstalk c t f = 500 khz, r l = 680 w 70 70 db notes 1 power supply and ground current specified for switch on or off. 2 guaranteed by r on and leakage tests. 3 current tested at v in = 2.0 v. this is worst case condition. (@ v+ = +15 v, vC = C15 v, t a = +25 8 c, unless otherwise noted) (@ v+ = +15 v, vC = C15 v, t a = +25 8 c, unless otherwise noted)
sw06 rev. a C5C ordering guide temperature package package model range description option sw06bq C55 c to +125 c cerdip q-16 sw06brc C55 c to +125 c lcc e-20a sw06fq C40 c to +85 c cerdip q-16 sw06gp C40 c to +85 c plastic dip n-16 sw06gs C40 c to +85 c sol r-16 truth table switch state disable logic channels channels input input 1 & 2 3 & 4 0 x off off 1 or nc 0 off on 1 or nc 1 on off absolute maximum ratings 1 operating temperature range sw06bq, brc . . . . . . . . . . . . . . . . . . . C55 c to +125 c sw06fq . . . . . . . . . . . . . . . . . . . . . . . . . C40 c to +85 c sw06gp, gs . . . . . . . . . . . . . . . . . . . . . . C40 c to +85 c storage temperature range . . . . . . . . . . . C65 c to +150 c lead temperature (soldering, 60 sec) . . . . . . . . . . . . +300 c maximum junction temperature . . . . . . . . . . . . . . . . +150 c v+ supply to vC supply . . . . . . . . . . . . . . . . . . . . . . . +36 v v+ supply to ground . . . . . . . . . . . . . . . . . . . . . . . . . +36 v logic input voltage . . . . . . . . . . . (C4 v or vC) to v+ supply analog input voltage range continuous . . . . . . . . . . . . . vC supply to v+ supply +20 v maximum current through any pin including switch . . . . . . . . . . . . . . . . . . . . . 30 ma package type u ja 2 u jc units 16-pin hermetic dip (q) 100 16 c/w 16-pin plastic dip (p) 82 39 c/w 20-contact lcc (rc) 98 38 c/w 16-pin sol (s) 98 30 c/w notes 1 absolute maximum ratings apply to both dice and packaged parts, unless otherwise noted. 2 q ja is specified for worst case mounting conditions, i.e., q ja is specified for device in socket for cerdip, p-dip, and lcc packages; q ja is specified for device soldered to printed circuit board for so package. dice characteristics die size 0.101 0.097 inch, 9797 sq. mils (2.565 2.464 mm, 6320 sq. mm) pin connections 16-pin dip (q or p-suffix) 16-pin sol (s-suffix) sw06brc/883 lcc package (rc-suffix)
sw06Ctypical performance characteristics rev. a C6C on resistance vs. analog voltage leakage current vs. analog voltage supply current vs. supply voltage r on vs. temperature leakage current vs. temperature switch capacitance vs. analog voltage on resistance vs. power supply voltage switch current vs. voltage supply current vs. temperature
sw06 rev. a C7C t on /t off switching response insertion loss vs. frequency switching time vs. analog voltage crosstalk and off isolation vs. frequency switching time vs. temperature total harmonic distortion power supply rejection vs. frequency overvoltage characteristics
sw06Ctypical performance characteristics (operating and single supply) rev. a C8C leakage current vs. v analog supply current vs. supply voltage switching time vs. supply voltage simplified schematic diagram (typical switch) note these single-supply-operation characteristic curves are valid when the negative power supply vC is tied to the logic ground reference pin gnd. ttl input compatibility is still main- tained when gnd is the same potential as the ttl ground. t off is measured from 50% of logic input waveform to 0.9 v o . the analog voltage range extends from 0 v to v+ C4 v; the switch will no longer respond to logic control when v a is within 4 volts of v+. on resistance vs. analog voltage
sw06 rev. a C9C off isolation test circuit crosstalk test circuit switching time test circuit
sw06 rev. a C10C applications information the single analog switch product configures, by appropriate pin connections, into four switch applications. as shown in figure 1, the sw06 connects as a quad spst, a dual spdt, a dual dpst, or a dpdt analog switch. this versatility in- creases further when taking advantage of the disable input (dis) which turns all switches off when taken active low. ion-implantation of the jfet analog switch achieves low on resistance and tight channel-to-channel matching. combining the low on resistance and low leakage currents results in a worst case voltage error figure v error @ +125 c = i d(on) r sd(on) = 100 na 100 w = 11 microvolts. this amount of er- ror is negligible considering dissimilar-metal thermally-induced offsets will be in the 5 to 15 microvolt range. logic inputs the logic inputs (in x ) and disable input (dis) are referenced to a ttl logic thres hold value of two forward diode drops (1.4 v at +25 c) above the gnd terminal. these inputs use pnp transistors which draw maximum current at a logic 0 level and drops to a leakage current of a reverse biased diode as the logic input voltage raises above 1.4 volts. any logic input voltage greater than 2.0 volts becomes logic 1, less than 0.8 volts be- comes logic 0 resulting in full ttl noise immunity not avail- able from similar cmos input analog switches. the pnp transistor inputs require such low input current that the sw06 approaches fan-ins of cmos input devices. these bipolar logic inputs exceed any cmos input circuit in resistance to static voltage and radiation susceptibility. no damage will occur to the sw06 if logic high voltages are present when the sw06 power supplies are off. when the v+ and vC supplies are off, the logic inputs present a reverse bias diode loading to active logic inputs. input logic thresholds are independent of v+ and vC supplies making single v+ supply operation possible by simply connecting gnd and vC together to the logic ground supply. analog voltage and current analog voltage these switches have constant on resistance for analog voltages from the negative power supply (vC) to within 4 volts of the positive power supply. this characteristic shown in the plots re- sults in good total harmonic distortion, especially when com- pared to cmos analog switches that have a 20 to 30 percent variation in on resistance versus analog voltage. positive analog input voltage should be restricted to 4 volts less than v+ assur- ing the switch remains open circuit in the off state. no in- crease in switch on resistance occurs when operating at supply voltages less than 15 volts (see plot). small signals have a 3 db down frequency of 70 mhz (see insertion loss versus frequency plot). analog current the analog switches in the on state are jfets biased in their triode region and act as switches for analog current up to the i a specification (see plot of i ds vs v ds ). some applications require pulsed currents exceeding the i a spec. for example, an integra- tor reset switch discharging a shunt capacitor will produce a peak current of i a(peak) = v cap /r ds(on) . in this application, it is best to connect the source to the most positive end of the ca- pacitor, thereby achieving the lowest switch resistance and figure 1. functional applications of sw06
sw06 rev. a C11C fast est reset times. the switch can easily handle any amount of capacitor discharge current subject only to the maximum heat dissipation of the package and the maximum operating junction temperature from which repetition can be established. switching switching time t on and t off characteristics are plotted versus v analog and temperature. in all cases, t off is designed faster than t on to ensure a break-before-make interval for spdt and dpdt applications. the disable input (dis) has the same switching times (t on and t off ) as the logic inputs (in x ). switching transients occurring at the source and drain contacts results from ac coupling of the switching fets gate-to-source and gate-to-drain coupling capacitance. the switch turn on will cause a negative going spike to occur and the turn off will cause a positive spike to occur. these spikes can be reduced by additional capacitance loading, lower values of r l , or switching an additional switch (with its extra contact floating) to the op- posite state connected to the spike sensitive node. disable node this ttl compatible node is similar to the logic inputs in x but has an internal 2 m a current source pull-up. if disable is left un- connected, it will assume the logic 1 state, then the state of the switches is controlled only by the logic inputs in x . power supplies this product operates with power supply voltages ranging from 12 to 18 volts; however, the specifications only guarantee device parameters with 15 volt 5% power supplies. the power supply sensitive parameters have plots to indicate effects of supply voltages other than 15 volts. typical applications operation from single positive power supply high off isolation selector switch (shunt-series switch) 4-channel sample hold amplifier
sw06 rev. a C12C single pole double throw selector switch with break-before-make interval outline dimensions dimensions shown in inches and (mm). 20-terminal leadless chip carrier (rc-suffix) e-20a 1 20 4 9 8 13 19 bottom view 14 3 18 0.028 (0.71) 0.022 (0.56) 45 typ 0.015 (0.38) min 0.055 (1.40) 0.045 (1.14) 0.050 (1.27) bsc 0.075 (1.91) ref 0.011 (0.28) 0.007 (0.18) r typ 0.095 (2.41) 0.075 (1.90) 0.100 (2.54) bsc 0.200 (5.08) bsc 0.150 (3.81) bsc 0.075 (1.91) ref 0.358 (9.09) 0.342 (8.69) sq 0.358 (9.09) max sq 0.100 (2.54) 0.064 (1.63) 0.088 (2.24) 0.054 (1.37) 16-lead plastic dip (p-suffix) n-16 16 18 9 0.840 (21.33) 0.745 (18.93) 0.280 (7.11) 0.240 (6.10) pin 1 seating plane 0.022 (0.558) 0.014 (0.356) 0.060 (1.52) 0.015 (0.38) 0.210 (5.33) max 0.130 (3.30) min 0.070 (1.77) 0.045 (1.15) 0.100 (2.54) bsc 0.160 (4.06) 0.115 (2.93) 0.325 (8.25) 0.300 (7.62) 0.015 (0.381) 0.008 (0.204) 0.195 (4.95) 0.115 (2.93) 16-lead cerdip (q-suffix) q-16 0.320 (8.13) 0.290 (7.37) 0.015 (0.38) 0.008 (0.20) 15 0 0.840 (21.34) max 0.200 (5.08) max 0.023 (0.58) 0.014 (0.36) 0.200 (5.08) 0.125 (3.18) 0.100 (2.54) bsc seating plane 0.070 (1.78) 0.030 (0.76) 0.060 (1.52) 0.015 (0.38) 0.150 (3.81) min 0.005 (0.13) min pin 1 0.080 (2.03) max 0.310 (7.87) 0.220 (5.59) 16 1 8 9 16-lead wide body sol (s-suffix) r-16/sol-16 16 9 8 1 0.4133 (10.50) 0.3977 (10.00) 0.4193 (10.65) 0.3937 (10.00) 0.2992 (7.60) 0.2914 (7.40) pin 1 seating plane 0.0118 (0.30) 0.0040 (0.10) 0.0192 (0.49) 0.0138 (0.35) 0.1043 (2.65) 0.0926 (2.35) 0.0500 (1.27) bsc 0.0125 (0.32) 0.0091 (0.23) 0.0500 (1.27) 0.0157 (0.40) 8 0 0.0291 (0.74) 0.0098 (0.25) x 45

▲Up To Search▲

Price & Availability of 5962-8966901EA

	To Download 5962-8966901EA Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .